time-dependent dielectric breakdown (TDDB) has been found to vary as a function of metal linewidth, when the distance between the lines is constant. Modeling requires determining the relationship between TDDB and layout geometries. Therefore, comb test structures that vary pattern density and linewidth independently have been designed and implemented in 45 nm technology. Models are computed to estimate TDDB as a function of linewidth, and the cause of variation in TDDB behavior is investigated. The methodology to use the models for full-chip analysis is explained.
I. INTRODUCTION
L OW-K time-dependent dielectric breakdown (TDDB) is considered to be one of the most important reliability issues during Copper/Low-k (Cu/low-k) technology development and its qualification. Lower breakdown field strengths of porous low-k materials, the susceptibility of low-k materials to mechanical damage by chemical mechanical polishing (CMP), contamination due to photoresist poisoning, and copper drift are some of the reasons that Cu/low-k interconnect systems are vulnerable to breakdown. Reduced supply voltage scaling with respect to feature size scaling compounds the problem and results in increasing electric fields among interconnects as a function of technology generation.
Backend dielectric reliability testing relies on comb structures. A voltage difference, V, is applied to the comb, which creates a lateral electric field across the dielectric between the fingers of the comb. Data are collected for a sample of comb structures and fit by a distribution, either the Weibull distribution or the Log-Normal distribution [1] , in order to enable extrapolations to lifetimes at low percentiles [2] . The resulting data is then scaled to use conditions [3] - [5] .
Scaling to use conditions involves correcting for the applied voltage stress and temperature. To correct for the applied voltage, a model is postulated of the form:
where A is a constant that depends on the material properties of the dielectric, γ is the field acceleration factor, m is one for the E model [4] and 1/2 for the √ E model [3] , [5] , and TF is the time-to-failure. The electric field, E, is a function of the applied voltage, V, and the distance between interconnect lines, linespace (S):
To get a lifetime estimate for a complete chip, we must account for the fact that different areas of the dielectric are subjected to different stress, because, unlike a test structure, the linespace in a chip layout is non-uniform. Hence, as noted in [6] , we partition the dielectric area of a chip into sections that are subjected to equal stress and temperature. For each segment, we need to compute its lifetime. To do this, the data from the test structure with the same linespace is adjusted for use conditions. These use condition scaled test structure results are then area scaled [7] to adjust for the differences in vulnerable area for the test structure and dielectric. Specifically, let's consider segment i, shown in Fig. 1 . Let L ci be the length in the chip where two interconnect lines run parallel to each other with linespace S i . The corresponding length in the test structure with the same linespace, S i , is L ti . Suppose we assume a Weibull distribution with two parameters, the characteristic lifetime, η, and shape parameter, β. Then the use condition corrected test structure distribution parameters are labeled η ti and β ti . The corresponding failure rate parameters, for the dielectric segment on the chip, η ci and β ci , are
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. and β ci = β ti . The full chip lifetime distribution, with parameters η chip and β chip , is computed from the parameters for each and every dielectric segment on the chip, and is the solution of, [6] , [8] , [9] :
and [8] :
For a full chip lifetime distribution estimate, the parameters that need to be extracted from a layout are pairs of linespace and their corresponding vulnerable length (S,L). However, using experimental data, we found that this may not be enough because we found that lifetime is not just a function of linespace, S, but also a function of the widths of the lines on either side of the vulnerable dielectric. Hence, it is necessary to determine the additional parameters that need to be extracted from a layout for full chip lifetime distribution estimates so that the effect of lifetime variation due to metal width is taken into account.
This paper begins with a summary of prior work on modeling variation in failure rates as a function of linewidth in Section II. Section III describes the test structures that were used in this work, which were implemented on a 45nm test chip, and Section IV summarizes the TDDB measurement results. In Section V we consider several possible explanations of the observed variation in characteristic lifetime as a function of linewidth. Section VI uses the results in Section IV to create a model of characteristic lifetime as a function of linewidth and shows the steps needed to apply the models to analyze full chip lifetime. Section VII concludes the paper with a summary.
II. PRIOR WORK ON THE IMPACT OF LINEWIDTH ON LOW-K DIELECTRIC BREAKDOWN
The two dominant models of TDDB lifetime, the E Model [4] and the √ E Model [3] , [5] , relate time-to-failure (TF), to electric field. In both models, the only factors that determine TF for structures manufactured using the same low-k dielectric and geometry are the electric field (E) and temperature. The electric field in backend structures is a function of the distance between the interconnect lines, according to (2). In our test structures, S is constant, and only the linewidth is varied. In prior work, with 180nm technology, experimental data indicated that time-to-breakdown was a function of linewidth [10] . Analysis found that the difference in time-to-breakdown was due to a physical difference in the distance between the lines. The data was analyzed to determine an explanation for the difference in distance. A potential explanation that matched the data was microloading in etch [10] . The microloading effect was explained as a sensitivity of etch rate to pattern density [11] , [12] , where pattern density is the fraction of area of the mask covered by interconnect lines.
However, the test structures used to analyze the impact of metal linewidth confounded the impact of linewidth with pattern density, as can be seen in Fig. 2 . Fig. 2 shows that whenever linewidth is increased, while keeping linespace constant, the pattern density also increases.
Hence, although the theory associates the time-to-breakdown difference with pattern density, we could not conclusively verify that pattern density, rather than linewidth, produced the time-to-breakdown difference. The purpose of this paper is to distinguish between these two factors to determine if it is necessary to extract linewidth or pattern density from a chip layout for the purposes of estimating the full chip lifetime distribution parameters.
III. TEST STRUCTURE DESIGN
We have designed test structures that vary metal linewidth and density separately, with the aim to distinguish the impact of linewidth and density. Two of the test structures that vary linewidth and density simultaneously, while keeping the linespace constant, are shown in Fig. 2 . Two other test structures have the same density and linespace and are shown in Fig. 3 . One has non-uniform linewidth, with thin and wide lines that match those in Fig. 2 .
We use the following terminology. The structure with minimum linewidth is referred to as 1X. The structure with linewidths that are N times the minimum linewidth is referred to as NX. We have 1X, 3X, and 5X test structures. The test structure with non-uniform linewidth is referred to as 1X/5X, since one of the combs has 1X linewidth and other has 5X linewidth. Note that all test structures have the same linespace on the mask. Test structures 3X and 1X/5X have the same pattern density.
If TF is a function of density, then TF should be the same for the two test structures in Fig. 3 . On the other hand, if linewidth is the cause of the TF difference, then there will be a difference in the TF distributions for the two structures.
The test structures were implemented in 45nm copper technology with a low-k dielectric and tested under constant stress of 14V at 150 0 C.
IV. TEST RESULTS

A. Uniform Linewidth Test Structures
Fig . 4 shows the failure rate distribution for the test structures with 1X, 3X, and 5X linewidths. These test structures vary both linewidth and density. Note that for the test structures in Fig. 4 , only the linewidth and the pattern density are varied and the drawn distance between the lines remains constant.
Let's suppose that the lifetime is modeled with a Weibull distribution with two parameters: the characteristic lifetime, η, and the shape parameter, β. The characteristic lifetime is the intercept of the ln(t) axis. It increases with linewidth for our test structures. The shape parameter, β, is the slope. Fig. 4 shows that variation due to linewidth is substantial and unlikely to be due to random variation.
The data in Fig. 4 does not fit a Weibull distribution. There are two possible explanations. First, curvature could be due to die-to-die variation [13] , [14] . Die-to-die variation has been shown to reduce the observed slope in Weibull plots, because the observed Weibull plot is a compound Weibull distribution induced by multiple linespaces.
In order to determine the impact of die-to-die variation, we use a set of area scaled test structures and extract β through area scaling [13] , [14] . These test structures have a fixed linespace, and vary length (see Fig. 1 ). Our test structure set contained length ratios of 1X, 3X, 4.5X, and 9X. By varying length, the area of the dielectric segment is varied accordingly.
Then we use a set of test structures that vary the linespace to determine the constants in equation (1). Finally, we optimize the standard deviation of the die-to-die variation to match the observed slope of the Weibull plots for the area scaled test structures.
The second explanation is that the data in Fig. 4 is bimodal, as has been seen elsewhere [15] , [16] . The Weibull shape in the upper percentile range is smaller than in the lower percentile regime. This indicates that there are two distinct failure modes. It is likely that failures in the upper percentile range are due to breakdown paths through the bulk dielectric, while failures in the lower percentiles may be due to the development of traps at the top passivating dielectric layer interface, where lattice mismatch creates a large number of dangling bonds. Early failures have also been traced to delamination at the capping layer interface [17] . This bimodal failure rate distribution also indicates that the failure paths are associated with different defect generation rates.
In order to extract the parameters for a bimodal distribution, assuming independent failure models, we assume that the overall probability of failure, P, is
where η 1 and β 1 are the Weibull parameters of the early failure mechanism, η 2 and β 2 are the Weibull parameters of the bulk failure mechanism, and p denotes the probability of failure due to the early failure mechanism (along the interface). The Weibull parameters cannot be extracted directly by finding the slope and x-intercept of the Weibull curve. They must be found by maximum likelihood estimation. In fact, the composite Weibull failure rate distribution for two failure mechanisms will appear to have a very small Weibull shape parameter for the bulk failure rate, even if the underlying Weibull shape parameter for bulk failures is not small, as noted in [18] . The extracted Weibull characteristic lifetimes for both early failures and bulk failures are significantly larger for the test structure with wide lines if we assume a bimodal distribution. Similarly, if we assume that the data is from a chip-to-chip variation induced compound Weibull distribution, the characteristic lifetimes are also significantly larger for the test structure with wide lines. This is illustrated in Fig. 4 , which contains confidence bounds on the 1X test structure using the bimodal distribution.
B. Nonuniform Linewidth Test Structure
Fig. 5 compares data from the non-uniform 1X/5X structure with the 3X structure, which matches its density. Their failure rate curves do not match. Consequently, density does not appear to be a major factor causing a difference in lifetime.
V. ANALYSIS OF POTENTIAL CAUSES OF VARIATION
In this section, we consider some possible explanations for variation in characteristic lifetime as a function of either linewidth or density. 
A. Variation as a Function of Printed Geometry
Manufactured geometries were collected for our test structures using scanning electron microscopy. The data are shown in Fig. 6 .
In this graph, we define the linewidth difference as
W A is the actual linewidth and W D is the drawn linewidth. The graph indicates that the narrow lines are wider than drawn, and the wide lines are narrower than drawn. We now turn to potential explanations for variation in the printed linewidth: electric field enhancement, variation in material structure, line edge roughness, lithography, and etch.
B. Variation as Function of Electric Field Enhancement
It was previously postulated that the difference in lifetime for wide and narrow lines was due to electrical field enhancement because of fringing effects [20] . Finite element (FEM) simulations were carried out using ANSYS to determine the effect of geometry on electric field. In these simulations, the physical dimensions of the lines were used. Therefore, for a pitch, P, the actual linespace, S A , is S A = P − W A . Since, P = W D + S D , where S D is the drawn linespace, we have that
If the distance between the lines were to determine the electric field for a fixed applied voltage, then the electric field, E M , would relate to the change in width, W, as
This relationship is shown in Fig. 7 . Fig. 7 shows that the electric field in FEM simulations is primarily a function of distance between the lines. This shows that there is no unexpected field enhancement. If the electric field determines lifetime, and if the electric field is proportional to 1 S A , as noted in (2), we have,
where m=1 for the E-model and m=1/2 for the √ E-model.
C. Line Edge Roughness
Our samples show line edge roughness (LER), as expected, with figures that are comparable to the ones reported in [21] , illustrated in Fig. 8 . Line edge roughness changes the local linespace between interconnect lines, reduces the effective spacing, and leads to a lower characteristic lifetime [21] , [22] . LER is approximated as having a normal distribution [22] , [23] . Let η LER and η be the characteristic lifetimes associated with a test structure with vulnerable length, L, and linespace, S A , with and without the effect of LER, respectively. When the test structure is impacted by LER, L is broken into segments such that i L i = L, where each segment, L i is associated with line spacing S i ∼ N(S A , σ LER ) , where S i is the local linespace. Let η i be the lifetime of a test structure with vulnerable length L and linespace S i . In order to combine failure rates from multiple processes, we need to compute the total number of defects, λ(t)A. We use the cumulative Weibull distribution
where P is the probability of failure, and the Poisson model
The total defects, λ(t)A, at breakdown for the test structure impacted by LER is
where f (S i ) is a probability density function of a Normal distribution, N(S A , σ LER ).
The cumulative probability density function for the test structure with LER is P (TF) = 1 − exp(−λ(TF)A). Since the characteristic lifetime corresponds to P(TF)=0.625, we have that
or equivalently
As a result, S A . Clearly, the effect of LER is more pronounced at smaller linespaces, as noted in [22] and [23] .
For our structures, the linespace is sufficiently large that the shift in ln(η) is approximately 1.4. The difference between the characteristic lifetime with and without LER, ln(η)−ln(η LER ), is similar for all structures with all linewidths in our test structure set. In other words, the lifetime is degraded by the factor, e −1.4 , i.e., η LER = e −1.4 η due to LER. Although this is significant, it cannot explain the difference in lifetime as a function of width, since this shift is the same for all linewidths.
D. Lithography
The aerial image of a test structure varies with pattern density because of the optical proximity effect. The optical proximity effect varies as a function of focal depth and pitch. The radius of influence is around 400nm for an illumination system with a wavelength of 193nm. Hence, the optical proximity effect can influence the narrow lines, but is less likely to influence the wider ones. It tends to increase the linewidths of dense structures. The narrow linewidths are the least dense structures, and therefore they should be the most narrow. The manufactured linewidth difference should be the most negative. The trend in Fig. 6 is the opposite and is inconsistent with the optical proximity effect, where the lines with larger linewidths have smaller values of W, which translates to larger distances between the lines.
Another source of linewidth variation is flare, where the printed image deteriorates because of light scattering. Flare has been reported to increase with decreasing feature size in the sub-100nm regime, with smaller linespaces showing as much as 50% narrowing [24] . Flare is a function of pattern density. Fig. 10 is a plot of the linewidth difference vs. density. There is no consistent relationship between pattern density and linewidth. In fact our test structures show a trend opposite to the one previously observed for flare. Hence, flare is unlikely to be an explanation for variation in linewidth.
E. Etching
Etch rate and etch selectivity have been shown to be strongly dependent on pattern density. Previous models have [19] .
established a link between linespace, linewidth, etch rate, and mean-time-to-failure (MTTF) [10] . These models use Mogab's [11] model for etch rate. Mogab's model predicts a decrease in the etch rate, ER, and consequently an increase in the linespace, as the linewidth increases, i.e., ER ∝ 1/A E and ER ∝ 1/W, where A E is the etchable area and W is linewidth. However, unlike in [10] , our dataset shows variation in the height of the lines. This is summarized in Fig. 11 . This is because the process uses a timed etch, rather than an etch stop layer. The data in Fig. 11 shows a correlation between linewidth and line height. Based on this data we can assume that the line height is proportional to the etch rate. A model was computed for etch rate using quadratic regression [19] , and is shown in Fig. 12 .
Two factors can create pattern dependences in etch [25] : microloading, which depends on pattern density, and aspect ratio-dependent reactive ion etch lag. Fig. 12 . Etch rates for test structures were found to vary as a function of aspect ratio for the uniform and nonuniform test structures. The aspect ratio is computed using measured data. The model is computed with quadratic regression [19] .
Pattern density causes spatial variation in etch rate by changing the concentration of reactants in areas with different pattern densities, as different features compete for reactants over short distances [25] . Abrokwah et al. [25] and Taylor et al. [26] report a decrease in etch rate with increasing pattern density. Our test structures show an increase in etch rate with increasing pattern density, as in [27] and [28] , if there is any relationship at all, opposite to the trend reported in [25] and [26] .
Aspect ratio dependent etching (ARDE) manifests itself in submicron feature sizes having high aspect ratios (feature height/feature width). In the presence of ARDE, higher aspect ratio trenches etch slower [29] . Fig. 12 shows the etch rates for our test structures, along with their aspect ratios.
When the etch rate increases with trench size, this indicates that the process is chemically-controlled. Ion bombardment is not controlling the etch, but rather the concentration of etchant species entering the trench increases with increasing trench width. Therefore, as the trench width increases, more etchant can enter the trench (since etchant arrives at random angles), thereby increasing the etch rate [25] , [29] .
It appears that the etch rate is composed of two different etch rate components, the lateral etch rate and the vertical etch rate, both of which depend on aspect ratio.
The trend observed in the actual linewidths can be attributed to the lateral component of the etch rate. If we take the line heights as an indicator of the vertical etch rate, then the line heights indicate that the vertical etch rate decreases with increasing aspect ratio, while the lateral etch rate increases.
Non-parallel incident ion trajectories can cause the sidewalls to taper. The smaller linewidth test structures show larger taper. However, non-parallel incident ions often give rise to barreling which wasn't observed in our test structures [30] . It is possible that the test structures with wider lines may be protected by polymer deposition on the sidewalls. The narrow lines may be less protected by polymer deposition, and therefore may experience more lateral etch. In particular, initially, as more etchant enters the trench, the lateral etch rate also increases. Both more Flourine (F) and polymer, containing Carbon (C), enter the trench. The polymer is deposited on the sidewall and at the bottom of the trench [31] . This polymer deposition increases as linewidth increases. At the bottom of the trench, ion bombardment removes the deposit, making more etchant (F) available, increasing the etch rate and depth [31] . Since the sidewalls do not receive much, if any, ion bombardment, the sidewall deposits build up and become thicker with increasing trench width. The sidewall deposition protects the sidewall from additional etching. The polymer deposits are thinner on the narrower trenches. Hence, the more narrow trenches are less protected by polymer deposition, and consequently suffer from increased lateral etching. This increase in lateral etching reduces the linespace for the narrow lines leading to the observed TF trends.
The impact of the lateral component of the etch rate on line width as a function of aspect ratio is as illustrated in Fig. 13 . Lateral etching is a major factor that affects the characteristic lifetime. Increased lateral etching in the narrow trenches leads to a shorter TF because of the reduced linespace.
VI. CHIP LIFETIME SIMULATION RESULTS
A. Layout Analysis and the Extraction of the Printed Linespace
The full chip layout is partitioned into segments of dielectric, as illustrated in Fig. 1 . The lifetime distribution of each segment must be determined. The lifetime distributions of test structures are illustrated in Figs. 4 and 5 . The bimodal Weibull curves in Figs. 4 and 5 depend on five wearout parameters: two characteristic lifetimes (early failure population and bulk population), two shape parameters (early failure population and bulk population), and a probability of early failures. Hence, these five parameters need to be determined for each dielectric segment. Alternatively, if we assume that observed Weibull curves are chip-to-chip variation induced compound Weibull distributions, then we need two Weibull parameters (the characteristic lifetime and the shape parameter) and the standard deviation of die-to-die variation.
Each dielectric segment is characterized by a vulnerable length, L, and a drawn linespace, S D , illustrated in Fig. 1 . Hence, we extract the pairs, (L, S D ). Because we have found that the lifetime of a segment of dielectric depends on the width of neighboring features, each geometry is tagged with the widths of the adjacent lines, the width of the line to the left, W L , and the width of the line to the right, W R . The methodology to extract the pairs (L, S D ) is described in [6] .
The next problem is to link
for any arbitrary linewidth to the left and to the right, we fit the data with a response surface model, as shown in Fig. 14 , followed by the computation of S A with (8) . Another important physical characteristic is the worst case aspect ratio among the two bordering lines. The worst case aspect ratio vs. drawn linewidth is shown in Fig. 15 . Fig. 16 . Model of characteristic lifetime as a function of aspect ratio for the early failure and bulk populations assuming a bimodal model and for the overall data set assuming significant random die-to-die variation. The model is fit with linear regression [19] .
B. Extraction of the Weibull Parameters
It is important to have a methodology to estimate the lifetime of features that are not in our test structure set. Hence, we use our test structure data to determine the relationship between wearout parameters and physical parameters.
To find an equation for η, we would normally solve for A and B in (10) . If the data is bimodal, we would separately extract A and B in (10) for the early failure and bulk failure populations. However, our data indicates a dependence on the worst case aspect ratio, ζ , instead. This may be because there isn't sufficient variation in linespace in the dataset. In addition, this may be because the wafers are not from a mature process. Instead, the process was under development at the time that the data were collected. Hence, instead of extracting A and B in (10), we extract C and D in
The extraction takes into account data from the non-uniform test structure. The relationship between characteristic lifetime and worst case aspect ratio is shown in Fig. 16 . Two curves (bulk and early failures) are for the bimodal model and one curve (overall) is for the case where curvature in the Weibull distribution curves is assumed to be due to random die-to-die variation. β is a also a function of aspect ratio, as shown in Fig. 17 . It appears that β is very low for the tall and wide lines. The larger line volume could be causing greater stresses, which in turn degrades β. The data were collected from wafers when the process was under development and non-optimized. Again, two curves (bulk and early failures) are for the bimodal model and one curve (overall) is for the case where curvature in the Weibull distribution curves is assumed to be due to random die-to-die variation.
Finally, the bimodal model also includes p, the probability of early failure. The narrow lines, with higher aspect ratios, have higher probabilities of early failures. The best predictor of the probability of early failures is the characteristic lifetime Fig. 17 . Variation in beta as a function of aspect ratio for the early failure and bulk population assuming a bimodal model and for the overall data set assuming significant die-to-die variation. The model is fit with linear regression [19] . Fig. 18 . Variation in the probability of early failures as a function of characteristic lifetime for bulk failures for the bimodal model. The model is fit with linear regression [19] .
for bulk failures, which, in turn, is a function of linespace. As the characteristic lifetime degrades for narrow lines, the probability of early failures increases. The probability of early failures is plotted in Fig. 18 .
C. Full Chip Lifetime Simulation Methodology
For each (L, S D ) pair, we use S D (W L , W R ) to find the corresponding aspect ratio (Fig. 15) , from which we determine the Weibull parameters (η, β) (Figs. 16-18 ). This (η, β) corresponds to a test structure associated with the vulnerable length, spacing pair (L, S D ), which is area scaled with (3) to find the dielectric segment Weibull parameters. Then, we apply (4) and (5) to compute the full chip lifetime by combining the Weibull parameters of all dielectric segments.
Several instantiations of a radix-2 FFT circuit [32] were synthesized and implemented with the NCSU 45nm technology library [33] . Synopsys Design compiler was used for synthesis. Cadence SoC Encounter was used for placement, clock-tree synthesis, routing, and optimization.
Several layouts were generated, labeled L1X, L3X, and L4X. The reference layout is L1X. L3X and L4X have metal 3 that is three times and four times wider than the linewidth of metal 3 in L1X. Fig. 19 shows that the change in linewidth increases the characteristic lifetime for all the layers, as well as for the chip. The increase in lifetime for all layers is small. Re-routing increases the vulnerable area, which in turn degrades lifetime, reducing any improvement in lifetime due to the use of wider metal 3 lines.
VII. CONCLUSIONS
Test structures have been designed to model the impact of metal linewidth and pattern density on the behavior of backend dielectric TDDB. The test structures vary both pattern density and linewidth independently to enable separation of the impact of these factors. TDDB is found to vary with linewidth, while pattern density has no effect on TF. Different causes for the observed TF were considered. TDDB behavior was found to be dependent on aspect ratio dependent etching, which modulates the linewidths in printed structures and causes the distance between fingers of a comb structure to be non-uniform.
Information on the relationship between linewidth and printed geometries on silicon was used to develop a methodology to estimate the characteristic lifetime of a full chip as a function of linespace. Optimizing the etch process normally does not focus on the uniformity of the line-to-line space, but instead on the profile of the trench, proper trench fill, and the barrier integrity. Nevertheless, improving the uniformity of line-to-line space in the presence of variation in linewidth should improve lifetime, even if only a few lines are wider than the minimum design rule. However, increasing the linewidth of all lines by only using wide lines results in reducing the number of routing tracks, and this can potentially reduce lifetime by increasing chip area.
Advanced nodes may involve double patterning. In the presence of misalignment, the distribution of the physical distance between the lines can be multi-modal. Hence, in our current implementation, we extract (L, S D ) pairs, where lifetime depends on S A , which in turn is a function of S D , W L , and W R . For such advanced nodes, we need to identify if a dielectric segment is patterned first on the left and then second on the right, or if the dielectric segment is patterned first on the right and then second on the left. There can also be dielectric segments that are patterned on both sides in the first patterning step and/or in the second patterning step. Hence, data needs to be collected for each patterning scenario. The layout analysis script needs to label each segment accordingly, and then use the labels, together with W L and W R to look up the appropriate value for S A . After determining the appropriate value of S A for each segment, the lifetimes of the segments can be combined to estimate the lifetime distribution of the full chip, as illustrated in this paper.
